AD826AN中文资料_百度文库
两大类热门资源免费畅读
续费一年阅读会员，立省24元！
AD826AN中文资料
||暂无简介
电子元器件行业，实体市场，全程保障|
总评分0.0|
阅读已结束，如果下载本文需要使用2下载券
想免费下载本文？
定制HR最喜欢的简历
下载文档到电脑，查找使用更方便
还剩11页未读，继续阅读
定制HR最喜欢的简历
你可能喜欢LTC1414CGN中文资料_图文_百度文库
两大类热门资源免费畅读
续费一年阅读会员，立省24元！
LTC1414CGN中文资料
||暂无简介
电子元器件行业，实体市场，全程保障|
总评分0.0|
阅读已结束，如果下载本文需要使用2下载券
想免费下载本文？
定制HR最喜欢的简历
下载文档到电脑，查找使用更方便
还剩17页未读，继续阅读
定制HR最喜欢的简历
你可能喜欢Ltc6244_百度文库
两大类热门资源免费畅读
续费一年阅读会员，立省24元！
上传于||文档简介
&&Ltc24
阅读已结束，如果下载本文需要使用0下载券
想免费下载更多文档？
定制HR最喜欢的简历
下载文档到电脑，查找使用更方便
还剩23页未读，继续阅读
定制HR最喜欢的简历
你可能喜欢114网址导航ADC083000 | 高速模数转换器 (>=1GSPS) | 模数转换器 | 描述与参数
=1GSPS), 数据转换器, 数据转换器, semiconductors, analog" />
=1GSPS)" />
|C0|0|0|0|2|0|5
(正在供货)
8 位、3 GSPS、高性能、低功耗 A/D 转换器
&(英文?容)
In English
相关终端应用
The ADC083000 is a single, low power, high performance CMOS analog-to-digital converter that digitizes signals to 8 bits resolution
at sampling
rates up to 3.4 GSPS. Consuming a typical 1.9 Watts at 3 GSPS from a single 1.9 Volt supply, this device is guaranteed
to have no missing codes over the full
operating temperature range. The unique folding and interpolating architecture, the
fully differential comparator design, the innovative design of the internal
sample-and-hold amplifier and the self-calibration
scheme enable an excellent response of all dynamic parameters up to Nyquist, producing a high 7.0 Effective Number Of Bits,
(ENOB) with a 748 MHz input signal and a 3 GHz sample
while providing a 10
-18 Word Error Rate. The ADC083000 achieves a 3 GSPS sampling rate by utilizing both the rising and falling edge of a 1.5 GHz
input clock. Output formatting is offset binary and the LVDS digital outputs are compatible with IEEE
6, with the
exception of an adjustable common mode voltage between 0.8V and 1.15V.
has a 1:4 demultiplexer that feeds four LVDS buses and reduces the output data rate on each bus to a quarter of the
sampling rate.
The converter typically consumes less than 25 mW in the Power Down Mode and is available in a 128-lead, thermally enhanced
exposed pad LQFP and operates over the Industrial (-40&C
≤ TA
≤ +85&C)
temperature range.
Single +1.9V &0.1V Operation
Choice of SDR or DDR output clocking
Serial Interface for Extended Control
Adjustment of Input Full-Scale Range and Offset
Duty Cycle Corrected Sample Clock
Test pattern
Resolution
Max Conversion Rate
3 GSPS (min)
Error Rate
ENOB @ 748 MHz Input
